forum_image

Discussion Forum

Interative Forum for discussing any query literally to UGC-NET Computer Science, GATE Computer Science and Computer Sciene and Technology in general.

ugc_net image

UGC-NET Computer Science

Correspondence Courses and Test Series to prepare for UGC-NET computer science and applications

GATE image

GATE

MCQs, Lecture Notes, Ebooks for GATE preparation

freestuff image
jobs image

Jobs Newsfeed

Timely information of various Recruitments.

NextPrev

MCQs Operating System|UGC-NET|GATE|Computer Science

41.Applications like Banking and reservations require which type of OS?
A.Real Time
B.Hard Real Time
C.Soft Real Time
D.None of the above
View/Hide Ans
Explanation
42.What feature of RTOS is supported by executing parts of a computation in different computer systems?
A.Computation speed up
B.Resource sharing
C.Reliability
D.Communication
View/Hide Ans
Explanation
43.Which OS employs the techniques of fault tolerance and graceful degradation to ensure continuity of operation?
A.Batch Processing
B.Real time
C.Distributed
D.Time sharing
View/Hide Ans
Explanation
44.If ttra and tcam are the time taken to transfer a block from memory to cache and access time of cache memory respectively, then what will be the effective memory access time if h is the hit ratio
A.h+ ttra *(1+ tcam)
B.h*tcam +(1-h) *(ttra+tcam)
C.h +(1-h) *(ttra+tcam)
D.(h+1)*tcam +(1-h) *(ttra+tcam)
View/Hide Ans
Explanation
45.Programs tend to make memory accesses that are in proximity of previous access this is called
A.spatial locality
B.temporal locality
C.reference locality
D.access locality
View/Hide Ans
Explanation
46.Which term means to access some data and instructions repeatedly?
A.spatial locality
B.temporal locality
C.reference locality
D.access locality
View/Hide Ans
Explanation
47.Processor architectures use several levels of cache memories to reduce the effective memory access time. which is the correct match i)L1 Cache a) part of memory chip ii)L2 Cache b) Cache on CPU Chip ii)L3 Cache c) Cache external to CPU
A.i)-a ii)-b iii)-c
B.i)-b ii)-c iii)-a
C.i)-c ii)-b iii)-a
D.i)-c ii)-a iii)-b
View/Hide Ans
Explanation
48.An Intel processor uses a cache block size of 128 bytes and a memory transfer to cache is about 10 times the access time of cache memory. with cache hit ratio of 0.97 what percent will be the effective memory access to that of access time of memory
A.20 percent
B.30 percent
C.40 percent
D.50 percent
View/Hide Ans
Explanation
49.Contents of which fields of Program Status Word (PSW) define the subsequent actions of the CPU
A.Condition code, Privileged mode, Program Counter
B.Condition code, Privileged mode, interrupt mask
C.Privileged mode, interrupt mask, interrupt code
D.Privileged mode, interrupt mask, Program Counter
View/Hide Ans
Explanation
50.Which of the following should be a privileged instruction-
A.Load Bound registers
B.Load a value in a CPU Register
C.Forcibly terminate a process
D.All of the above
View/Hide Ans
Explanation


Author Does Not claim of any answer these answers are as per expert opinion


Pages: 1 2 3 4 5 6 7 8 ?>